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DEEP 
• Cluster-Booster archit. 
• Software stack 
• Programming environ. 
• Energy efficiency 
• Applications:  
– Co-design 
– Evaluation/demonstration 
– Code modernisation 
 
 
DEEP-ER 
• Extend memory hierarchy 
• High-performance I/O 
• Scalable resiliency 
 
• Applications: 
– Co-design 
– Evaluation/demonstration 
– Code modernisation 
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EXTOLL 
Booster 
Flexible assignment of resources (CPUs, accelerators) 
Direct communication between accelerators 
“Offload” of large and complex parts of applications 
DEEP Architecture 
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Intel® Xeon ® 
Intel ® Xeon PhiTM 
DEEP System 
• Installed at JSC 
• 1,5 racks 
• 500 TFlop/s 
peak perf. 
• 3.5 GFlop/s/W 
• Water cooled 
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Cluster  
(128 Xeon) 
Booster 
(384 Xeon Phi 
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Node Card Interface Card 
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Booster main components 
Booster Nodes (KNC) from 1 to 384 
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Booster measurements 
MPI Linktest: ping-pong 
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Latency: 870 us 
BW: 1.3 MB/s 
PCIe BW-
issue in 3 
nodes 
Booster Nodes (KNC) from 1 to 384 
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Booster measurements 
MPI Linktest: ping-pong 
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Stddev < 10% 
Main EXTOLL characteristics 
– Direct network: no switches required 
– Integrates network interface controller 
– Supports 6+1 links 
– Capable of tunneling PCIe (allows 
remote-booting KNC from the 
network) 
 
Current (A3) version of EXTOLL  ASIC 
– 270 million transistors 
– Link bandwidth: 100 G 
– MPI latency: 850 ns 
– MPI bandwidth: 8.5 GB/s 
– Message rate: 70 million mgs/sec  
– PCIe Gen3 x16 
 
Network EXTOLL Tourmalet 
Tourmalet PCI Express Board 
Tourmalet Chip and Wafer 
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GreenICE system 
Alternative Booster implementation 
• Interconnect EXTOLL ASIC “Tourmalet” 
• 32 KNC-node system 
• Implement 442 topology, with Z 
dimension open 
2-phase immersion cooling 
• NOVEC liquid from 3M 
• Evaporates at about 50 degrees 
• Condensates again in a water cooling pipe 
• Allows very high-density integration  
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GreenICE Booster 
MPI performance 
Latency 
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MPI performance 
Bandwidth 
21 
Factor of 3× achieved by EXTOLL TOURMALET (5Gbit/s version A2) 
DEEP Architecture 
23 
Xeon Xeon Phi 
Xeon Phi 
DEEP-ER Architecture 
Innovation 
Simplified Interconnect 
On-Node NVM 
Self-Booting Nodes 
Network  
Attached Memory 
24 
Xeon 
DEEP-ER Aurora Blade 
prototype 
Eurotech’s Aurora technology 
Direct water cooled, high density 
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7U 
19 inch 
Rootcard      
-18x EXTOLL 
-18x NVMe 
Chassis: 
-18x KNL 
-94GB Mem 
-1x backplane 
4U 
3U 
EXTOLL Tourmalet 
Aurora Blade DEEP-ER Booster 
(in construction) 
Aurora Blade Chassis 
NVMe Intel Xeon Phi 
(KNL) 
Network Attached Memory 
NAM architecture 
• Xilinx Virtex 7 FPGA 
• Hybrid Memory Cube (HMC) 
– Bandwidth HMC↔FPGA: 40+ GByte/s 
– HMC Conrtroler: Open source development 
• Attached to TOURMALET NIC 
libNAM (libc based) for ease of use 
Use cases:  
• global (shared) storage 
• compute node for an X-OR C/R app 
• “active memory”, etc. 
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Programming environment 
Cluster Booster 
Booster 
Interface 
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Cluster Booster 
Protocol 
MPI_Comm_spawn 
ParaStation MPI 
OmpSs on top of MPI provides pragmas to ease the offload process 
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Application running on DEEP 
30 
Source code 
Compiler 
Application 
binaries 
DEEP 
Runtime 
#pragma omp task in(…) out (…) onto (com, size*rank+1) 
DEEP Offload (with OmpSs) 
Performance & Scalability evaluation 
31 
Rank 0 
master 
Rank    
0-15 
slave0 
Rank 0 
Worker Rank 1 
Worker Rank 2 
Worker Rank 3 
wk63 
Rank     
16-31 
slave1 
Rank 0 
Worker Rank 1 
Worker Rank 2 
Worker Rank 3 
wk127 
Rank 
240-255 
slave15 
Rank 0 
Worker Rank 1 
Worker Rank 2 
Worker Rank 3 
wk1023 
x16 
x16 
x16 
Figure 7: FWI hierarchical MPI architecture
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Figure 8: Scalability of FWI application on up to 1024 nodes
VI. Concl usions and fut ur e wor k
This paper presents the OmpSs O✏oad model that was
originally developed to ease the porting of complex ap-
plications to the highly heterogeneous cluster architecture
proposed on the DEEP Exascale project. The OmpSs O✏oad
model has completely fulﬁlled its design goals, combining
the ease of use of Intel O✏oad with the ﬂexibility, per-
formance and scalability of the native MPI Comm spawn
API. Moreover, our approach is fully integrated with the
rest of features provided by OmpSs, such as support for
OpenMP codes and CUDA or OpenCL kernels. Although
it was originally conceived for heterogeneous clusters we
have also successfully used it to develop hierarchical MPI
applications such as FWI. We think that these hierarchical
MPI architectures will play an important role in exploiting
future Exascale systems. Hence, tools such as OmpSs Of-
ﬂoad will be essential for designing such architectures and
helping with their implementation for complex and large
applications.
As future work, we plan to integrate our allocation API
with a resource manager/job scheduler to avoid the need
to reserve all the resources that will be required before
the program is launched. We also plan to investigate the
potential of OmpSs O✏oad to improve the malleability of
existing MPI applications, as well as the implications of
using this o✏oad model from the resilience point of view.
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FWI (full wave inversion) code 
Scalable I/O 
• Improve I/O scalability on all usage-levels 
• Used also for checkpointing 
32 
Filesystem 
• Two instances: 
– Global FS on HDD server 
– Cache FS on NVM at node 
• API for cache domain handling 
– Synchronous version 
– Asynchronous version 
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Resiliency 
• Develop a hierarchical, distributed checkpoint/restart 
mechanism leveraging DEEP-ER architecture 
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APPLICATIONS 
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Application-driven approach 
• DEEP+DEEP-ER applications: 
– Brain simulation (EPFL) 
– Space weather simulation (KULeuven) 
– Climate simulation (Cyprus Institute) 
– Computational fluid engineering (CERFACS) 
– High temperature superconductivity (CINECA) 
– Seismic imaging (CGG) 
– Human exposure to electromagnetic fields (INRIA) 
– Geoscience (LRZ Munich) 
– Radio astronomy (Astron)  
– Oil exploration (BSC) 
– Lattice QCD (University of Regensburg) 
• Goals: 
– Co-design and evaluation of architecture and its programmability 
– Analysis of the I/O and resiliency requirements of HPC codes 
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Cluster-Booster Advantages 
• More flexible than a standard architecture 
→ This enables different use models: 
1. Dynamic ratio of processors/coprocessors 
2. Use Booster as pool of accelerators (globally shared) 
3. Discrete use of the Booster 
4. Discrete use + I/O offload 
5. Specialized symmetric mode 
• Enables a more efficient use of system resources 
– Only resources actually needed are blocked by applications 
– Dynamic allocation further increases system utilization 
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Code optimisations 
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wave propagator on Xeon Phi 
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BSC: Enhancing Oil Exploration (FWI, wave propagator) 
 1 XeonPhi (60 cores), 180 OpenMP threads 
 
Using SIONlib 
LRZ: Rapid crustal deformation & earthquake source equation (Seisol) 
 1 process per node, 16 threads per process 
 writing 20 checkpoint files (4GB/checkpoint) 
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Using NVMe 
Inria: Assessment of Human exposure to EM fields 
 24 MPI processes, 1 thread per process 
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I/O performance of MAXW-DGTD 
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DEEP/-ER  
Emerging Technologies 
• Cluster-Booster Architecture:  
– Alternative approach to heterogeneity 
– High flexibility enabling various use modes 
• Hardware components: 
– Booster (new kind of cluster of accelerators) 
– GreenICE Booster (2-phase immersion cooling) 
– EXTOLL network tested at scale 
– Warm-water cooling 
– Memory hierarchy based on NVM 
– Network Attached Memory 
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DEEP/-ER  
Emerging Technologies 
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• Software 
– Cluster-Booster Protocol: low-level communication protocol 
between different high-speed networks 
– Programming environment for future heterogeneous systems 
– ParaStation Global MPI supporting EXTOLL and CBP 
– OmpSs extensions for DEEP Offload 
– Resiliency extensions for OmpSs (task recovery) and ParaStation 
– BeeGFS extension for local caches (on NVM) 
– SIONlib extensions for buddy-checkpointing, integration with SCR 
and use of BeeGFS functionality 
– E10 scalability optimisations for MPI-I/O 
– Extrae/Paraver support for DEEP Offload 
– Applications modernisation and optimisation 
DEEP and DEEP-ER 
44 www.deep-project.eu   www.deep-er.eu 
EU-Exascale projects 
20 partners 
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